ArchC
Home
Documentation
Publications
Downloads
MPSoCBench
Blog
People
GSoC
Contact
Publications
2012
Profiling High Level Abstraction Simulators of Multiprocessor Systems (WCAS 2012)
Optimizing Simulation in Multiprocessor Platforms using Dynamic-Compiled Simulation (WSCAD-SSC 2012)
2011
Software Co-Verification Based on Program Traces from Different Processors (WISH 2011)
Using Multiple Abstraction Levels to Speedup an MPSoC Virtual Platform Simulator (RSP 2011)
2010
Optimizing a Retargetable Compiled Simulator to Achieve Near-Native Performance (WSCAD-SSC 2010)(in Portuguese)
ARP: Um Gerenciador de Pacotes para Sistemas Embarcados com Processadores Modelados em ArchC (WSE 2010)(in Portuguese)
2009
Dotando ArchC com Infraestrutura para Geracao de Montadores e Simuladores ARM (WSCAD-WIC)(in Portuguese)
Um Sistema de Ligacao Dinamica Independente de Arquitetura Baseado em ADL (IC-TEC-REP)(in Portuguese)
2008
An Open-Source Binary Utility Generator (ACM TODAES)
2007
A Multi-Model Power Estimation Engine for Accuracy Optimization (ISLPED 2007)
An Efficient Framework for High-Level Power Exploration (MWSCAS 2007)
A Flexible Platform Framework for Rapid Transactional Memory Systems Prototyping and Evaluation (RSP 2007)
A Methodology and Toolset to Enable SystemC and VHDL Cosimulation (ISVLSI 2007)
Automatic Retargeting of Binary Utilities for Embedded Code Generation (ISVLSI 2007)
On the Limitations of Power Macromodeling Techniques (ISVLSI 2007)
PowerSC: A SystemC Framework for Power Estimation (NASCUG).
PowerSC: A SystemC-based framework for power estimation(IC-TEC-REP)
Estimativa de Consumo de Energia em Nivel de Instrucao para Processadores Modelados em ArchC (Master Dissertation)(in Portuguese)
2006
Clustering-Based Microcode Compression
2D-VLIW: An Architecture Based on the Geometry of Computation
Dual Selective Code Compression
Exploiting Dynamic Reconfiguration Techniques: The 2D-VLIW Approach
The Datapath Merging Problem in Reconfigurable Systems: Complexity, Dual Bounds and Heuristic Evaluation
Software-Based Transparent and Comprehensive Control-Flow Error Detection
The 2D-VLIW Architecture
Projeto e Desenvolvimento de Sistemas Embarcados Multiprocessados(in Portuguese)
2005
The ArchC Architecture Description Language and Tools (Springer JDAES)
Extending the ArchC Language for Automatic Generation of Assemblers (SBAC-PAD)
Geracao Automatica de Montadores para Modelos de Arquiteturas Escritos em ArchC (in Portuguese)
2004
ArchC: A SystemC-Based Architecture Description Language (SBAC-PAD)
Modeling and Simulating Memory Hierarchies in a Platform-based Design Methodology (DATE)
Optimizations for Compiled Simulation Using Instruction Type Information (SBAC-PAD)
Teaching Computer Architecture Using an Architecture Description Language (WCAE)
2003
Emulating Operating System Calls in Retargetable ISA Simulators
Exploring Memory Hierachy with ArchC (SBAC-PAD)
The ArchC Architecture Description Language